mayhem-firmware/firmware/application/core_control.cpp

74 lines
2.3 KiB
C++
Raw Normal View History

2015-07-08 15:39:24 +00:00
/*
* Copyright (C) 2015 Jared Boone, ShareBrained Technology, Inc.
2023-03-21 18:18:38 +00:00
* Copyright (C) 2023 Bernd Herzog
2015-07-08 15:39:24 +00:00
*
* This file is part of PortaPack.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING. If not, write to
* the Free Software Foundation, Inc., 51 Franklin Street,
* Boston, MA 02110-1301, USA.
*/
#include "core_control.hpp"
2015-07-08 15:39:24 +00:00
#include "hal.h"
2016-02-16 19:04:35 +00:00
#include "lpc43xx_cpp.hpp"
using namespace lpc43xx;
#include "message.hpp"
#include "baseband_api.hpp"
2023-03-21 18:18:38 +00:00
#include "lz4.h"
2015-07-08 15:39:24 +00:00
#include <cstring>
void m4_init(const portapack::spi_flash::image_tag_t image_tag, const portapack::memory::region_t to, const bool full_reset) {
const portapack::spi_flash::chunk_t* chunk = reinterpret_cast<const portapack::spi_flash::chunk_t*>(portapack::spi_flash::images.base());
while (chunk->tag) {
if (chunk->tag == image_tag) {
const void* src = &chunk->data[0];
void* dst = reinterpret_cast<void*>(to.base());
2023-03-21 18:18:38 +00:00
/* extract and initialize M4 code RAM */
unlz4_len(src, dst, chunk->compressed_data_size);
2023-03-21 18:18:38 +00:00
/* M4 core is assumed to be sleeping with interrupts off, so we can mess
* with its address space and RAM without concern.
*/
LPC_CREG->M4MEMMAP = to.base();
2015-07-08 15:39:24 +00:00
/* Reset M4 core and optionally all peripherals */
LPC_RGU->RESET_CTRL[0] = (full_reset) ? (1 << 1) // PERIPH_RST
: (1 << 13) // M4_RST
;
2015-07-08 15:39:24 +00:00
return;
}
chunk = chunk->next();
}
chDbgPanic("NoImg");
2015-07-08 15:39:24 +00:00
}
void m4_request_shutdown() {
baseband::shutdown();
}
2016-02-16 19:04:35 +00:00
void m0_halt() {
rgu::reset(rgu::Reset::M0APP);
while (true) {
port_wait_for_interrupt();
}
2016-02-16 19:04:35 +00:00
}