mayhem-firmware/firmware/chibios/os/hal/platforms/LPC122x/hal_lld.h

/*
    ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    LPC122x/hal_lld.h
 * @brief   HAL subsystem low level driver header template.
 *
 * @addtogroup HAL
 * @{
 */

#ifndef _HAL_LLD_H_
#define _HAL_LLD_H_

#include "LPC122x.h"
#include "nvic.h"

/*===========================================================================*/
/* Driver constants.                                                         */
/*===========================================================================*/

/**
 * @brief   Defines the support for realtime counters in the HAL.
 */
#define HAL_IMPLEMENTS_COUNTERS FALSE

/**
 * @brief   Platform name.
 */
#define PLATFORM_NAME           "LPC122x"

#define IRCOSCCLK               12000000    /**< High speed internal clock. */
#define WDGOSCCLK               1600000     /**< Watchdog internal clock.   */

#define SYSPLLCLKSEL_IRCOSC     0           /**< Internal RC oscillator
                                                 clock source.              */
#define SYSPLLCLKSEL_SYSOSC     1           /**< System oscillator clock
                                                 source.                    */

#define SYSMAINCLKSEL_IRCOSC    0           /**< Clock source is IRC.       */
#define SYSMAINCLKSEL_PLLIN     1           /**< Clock source is PLLIN.     */
#define SYSMAINCLKSEL_WDGOSC    2           /**< Clock source is WDGOSC.    */
#define SYSMAINCLKSEL_PLLOUT    3           /**< Clock source is PLLOUT.    */

/*===========================================================================*/
/* Driver pre-compile time settings.                                         */
/*===========================================================================*/

/**
 * @brief   System PLL clock source.
 */
#if !defined(LPC122x_PLLCLK_SOURCE) || defined(__DOXYGEN__)
#define LPC122x_PLLCLK_SOURCE               SYSPLLCLKSEL_SYSOSC
#endif

/**
 * @brief   System PLL multiplier.
 * @note    The value must be in the 1..32 range and the final frequency
 *          must not exceed the CCO ratings.
 */
#if !defined(LPC122x_SYSPLL_MUL) || defined(__DOXYGEN__)
#define LPC122x_SYSPLL_MUL                  2
#endif

/**
 * @brief   System PLL divider.
 * @note    The value must be chosen between (2, 4, 8, 16).
 */
#if !defined(LPC122x_SYSPLL_DIV) || defined(__DOXYGEN__)
#define LPC122x_SYSPLL_DIV                  8
#endif

/**
 * @brief   System main clock source.
 */
#if !defined(LPC122x_MAINCLK_SOURCE) || defined(__DOXYGEN__)
#define LPC122x_MAINCLK_SOURCE              SYSMAINCLKSEL_PLLOUT
#endif

/**
 * @brief   AHB clock divider.
 * @note    The value must be chosen between (1...255).
 */
#if !defined(LPC122x_SYSCLK_DIV) || defined(__DOXYGEN__)
#define LPC122x_SYSABHCLK_DIV               1
#endif

/*===========================================================================*/
/* Derived constants and error checks.                                       */
/*===========================================================================*/

/**
 * @brief   Calculated SYSOSCCTRL setting.
 */
#if (SYSOSCCLK < 18000000) || defined(__DOXYGEN__)
#define LPC122x_SYSOSCCTRL      0
#else
#define LPC122x_SYSOSCCTRL      1
#endif

/**
 * @brief   PLL input clock frequency.
 */
#if (LPC122x_PLLCLK_SOURCE == SYSPLLCLKSEL_SYSOSC) || defined(__DOXYGEN__)
#define LPC122x_SYSPLLCLKIN     SYSOSCCLK
#elif LPC122x_PLLCLK_SOURCE == SYSPLLCLKSEL_IRCOSC
#define LPC122x_SYSPLLCLKIN     IRCOSCCLK
#else
#error "invalid LPC122x_PLLCLK_SOURCE clock source specified"
#endif

/**
 * @brief   MSEL mask in SYSPLLCTRL register.
 */
#if (LPC122x_SYSPLL_MUL >= 1) && (LPC122x_SYSPLL_MUL <= 32) ||              \
    defined(__DOXYGEN__)
#define LPC122x_SYSPLLCTRL_MSEL (LPC122x_SYSPLL_MUL - 1)
#else
#error "LPC122x_SYSPLL_MUL out of range (1...32)"
#endif

/**
 * @brief   PSEL mask in SYSPLLCTRL register.
 */
#if (LPC122x_SYSPLL_DIV == 2) || defined(__DOXYGEN__)
#define LPC122x_SYSPLLCTRL_PSEL (0 << 5)
#elif LPC122x_SYSPLL_DIV == 4
#define LPC122x_SYSPLLCTRL_PSEL (1 << 5)
#elif LPC122x_SYSPLL_DIV == 8
#define LPC122x_SYSPLLCTRL_PSEL (2 << 5)
#elif LPC122x_SYSPLL_DIV == 16
#define LPC122x_SYSPLLCTRL_PSEL (3 << 5)
#else
#error "invalid LPC122x_SYSPLL_DIV value (2,4,8,16)"
#endif

/**
 * @brief   CCP frequency.
 */
#define  LPC122x_SYSPLLCCO   (LPC122x_SYSPLLCLKIN * LPC122x_SYSPLL_MUL *    \
                              LPC122x_SYSPLL_DIV)

#if (LPC122x_SYSPLLCCO < 156000000) || (LPC122x_SYSPLLCCO > 320000000)
#error "CCO frequency out of the acceptable range (156...320)"
#endif

/**
 * @brief   PLL output clock frequency.
 */
#define  LPC122x_SYSPLLCLKOUT   (LPC122x_SYSPLLCCO / LPC122x_SYSPLL_DIV)

#if (LPC122x_MAINCLK_SOURCE == SYSMAINCLKSEL_IRCOSC) || defined(__DOXYGEN__)
#define LPC122x_MAINCLK     IRCOSCCLK
#elif LPC122x_MAINCLK_SOURCE == SYSMAINCLKSEL_PLLIN
#define LPC122x_MAINCLK     LPC122x_SYSPLLCLKIN
#elif LPC122x_MAINCLK_SOURCE == SYSMAINCLKSEL_WDGOSC
#define LPC122x_MAINCLK     WDGOSCCLK
#elif LPC122x_MAINCLK_SOURCE == SYSMAINCLKSEL_PLLOUT
#define LPC122x_MAINCLK     LPC122x_SYSPLLCLKOUT
#else
#error "invalid LPC122x_MAINCLK_SOURCE clock source specified"
#endif

/**
 * @brief   AHB clock.
 */
#define  LPC122x_SYSCLK     (LPC122x_MAINCLK / LPC122x_SYSABHCLK_DIV)
#if LPC122x_SYSCLK > 45000000
#error "AHB clock frequency out of the acceptable range (45MHz max)"
#endif

/**
 * @brief   Flash wait states.
 */
#if (LPC122x_SYSCLK <= 30000000) || defined(__DOXYGEN__)
#define LPC122x_FLASHCFG_FLASHTIM   0
#else
#define LPC122x_FLASHCFG_FLASHTIM   1
#endif

/*===========================================================================*/
/* Driver data structures and types.                                         */
/*===========================================================================*/

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

/*===========================================================================*/
/* External declarations.                                                    */
/*===========================================================================*/

#ifdef __cplusplus
extern "C" {
#endif
  void hal_lld_init(void);
  void lpc122x_clock_init(void);
#ifdef __cplusplus
}
#endif

#endif /* _HAL_LLD_H_ */

/** @} */