mirror of
https://github.com/portapack-mayhem/mayhem-firmware.git
synced 2024-12-04 23:45:26 +00:00
e7c0fa394b
* Power: Turn off additional peripheral clock branches. * Update schematic with new symbol table and KiCad standard symbols. Fix up wires. * Schematic: Update power net labels. * Schematic: Update footprint names to match library changes. * Schematic: Update header vendor and part numbers. * Schematic: Specify (arbitrary) value for PDN# net. * Schematic: Remove fourth fiducial. Not standard practice, and was taking up valuable board space. * Schematic: Add reference oscillator -- options for clipped sine or HCMOS output. * Schematic: Update copyright year. * Schematic: Remove CLKOUT to CPLD. It was a half-baked idea. * Schematic: Add (experimental) GPS circuit. Add note about charging circuit. Update date and revision to match PCB. * PCB: Update from schematic change: now revision 20180819. Diff was extensive due to net renumbering... * PCB: Fix GPS courtyard to accommodate crazy solder paste recommendation in integration manual. PCB: Address DRC clearance violation between via and oscillator pad. * PCB: Update copyright on drawing. * Update schematic and PCB date and revision. * gitignore: Sublime Text editor project/workspace files * Power: Power up or power down peripheral clock at appropriate times, so firmware doesn't freeze... * Clocking: Fix incorrect shift for CGU IDIVx_CTRL.PD field. * LPC43xx: Add CGU IDIVx struct/union type. * Power: Switch off unused IDIV dividers. Make note of active IDIVs and their use. * HackRF Mode: Upgrade firmware to 2018.01.1 (API 1.02) * MAX V CPLD: Refactor class to look more like Xilinx CoolRunner II CPLD class. * MAX V CPLD: Add BYPASS, SAMPLE support. Rename enter_isp -> enable, exit_isp -> disable. Use SAMPLE at start of flash process, which somehow addresses the problem where CFM wouldn't load into SRAM (and become the active bitstream) after flashing. * MAX V CPLD: Reverse verify data checking logic to make it a little faster. * CPLD: After reprogramming flash, immediately clamp I/O signals, load to SRAM, and "execute" the new bitstream. * Si5351: Refactor code, make one of the registers more type-safe. Clock Manager: Track selected reference clock source for later use in user interface. * Clock Manager: Add note about PPM only affecting Si5351C PLLA, which always runs from the HackRF 25MHz crystal. It is assumed an external clock does not need adjustment, though I am open to being convinced otherwise... * PPM UI: Show "EXT" when showing PPM adjustment and reference clock is external. * CPLD: Add pins and logic for new PortaPack hardware feature(s). * CPLD: Bitstream to support new hardware features. * Clock Generator: Add a couple more setter methods for ClockControl registers. * Clock Manager: Use shared MCU CLKIN clock control configuration constant. * Clock Manager: Reduce MCU CLKIN driver current. 2mA should be plenty. * Clock Manager: Remove redundant clock generator output enable. * Bootstrap: Remove unnecessary ldscript hack to locate SPIFI mode change code in RAM. * Bootstrap: Get CPU operating at max frequency as soon as possible. Update SPIFI speed comment. Make some more LPC43xx types into unions with uint32_t. * Bootstrap: Explicitly configure IDIVB for SPIFI, despite LPC43xx bootloader setting it. * Clock Manager: Init peripherals before CPLD reconfig. Do the clock generator setup after, so we can check presence of PortaPack reference clock with the help of the latest CPLD bitstream. * Clock Manager: Reverse sense of conditional that determines crystal or non-crystal reference source. This is for an expected upcoming change where multiple external options can be differentiated. * Bootstrap: Consolidate clock configuration, update SPIFI rate comment. * Clock Manager: Use IDIVA for clock source for all peripherals, instead of PLL1. Should make switching easier going forward. Don't use IRC as clock during initial clock manager configuration. Until we switch to GP_CLKIN, we should go flat out... * ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution. * PortaPack IO: Expose method to set reference oscillator enable pin. * Pin configuration: Do SPIFI pin config with other pins, in preparation for eliminating separate bootloader. * Pin configuration: Disable input buffers on pins that are never read. * Revert "ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution." This reverts commit c0e2bb6cc4cc656769323bdbb8ee5a16d2d5bb03. * PCB: Change PCB stackup, Tg, clarify solder mask color, use more metric. * PCB: Move HackRF header P9 to B.CrtYd layer. * PCB: Change a Tg reference I missed. * PCB: Update footprints for parts with mismatched CAD->tape rotation. Adjust a few layer choice and line thickness bits. * PCB: Got cold feet, switched back to rectangular pads. * PCB: Add Eco layers to be visible and Gerber output. * PCB: Use aux origin for plotting, for tidier coordinates. * PCB: Output Gerber job file, because why not? * Schematic: Correct footprints for two reference-related components. * Schematic: Remove manfuacturer and part number for DNP component. * Schematic: Specify resistor value, manufacturer, part number for reference oscillator series termination. * PCB: Update netlist and footprints from schematic. * Netlist: Updated component values, footprints. * PCB: Nudge some components and traces to address DRC clearance violations. * PCB: Allow KiCad to update zone timestamps (again?!). * PCB: Generate *all* Gerber layers. * Schematic, PCB: Update revision to 20181025. * PCB: Adjust fab layer annotations orientation and font size. * PCB: Hide mounting hole reference designators on silk layer. * PCB: Shrink U1, U3 pads to get 0.2mm space between pads. * PCB: Set pad-to-mask clearance to zero, leave up to fab. Set minimum mask web to 0.2mm for non-black options. * PCB: Revise U1 pad shape, mask, paste, thermal drills. Clearance is improved at corner pads. * PCB: Tweak U3 for better thermal pad/drill/mask/paste design. * PCB: Change solder mask color to blue. * Schematic, PCB: Update revision to 20181029. * PCB: Bump minimum mask web down a tiny bit because KiCad is having trouble with math. * Update schematic * Remove unused board files. * Add LPC43xx functions. * chibios: Replace code with per-peripheral structs defining clocks, interrupts, and reset bits. * LPC43xx: Add MCPWM peripheral struct. * clock generator: Use recommended PLL reset register value. Datasheet recommends a value. AN619 is quiet on the topic, claims the low nibble is default 0b0000. * GPIO: Tweak masking of SCU function. I don't remember why I thought this was necessary... * HAL: Explicitly turn on timer peripheral clocks used as systicks, during init. * SCU: Add struct to hold pin configuration. * PAL: Add functions to address The Glitch. https://greatscottgadgets.com/2018/02-28-we-fixed-the-glitch/ * PAL/board: New IO initialization code Declare initial state for SCU pin config, GPIOs. Apply initial state during PAL init. Perform VAA slow turn-on to address The Glitch. * Merge M0 and M4 to eliminate need for bootstrap firmware During _early_init, detect if we're running on the M4 or M0. If M4: do M4-specific core initialization, reset peripherals, speed up SPIFI clock, start M0, go to sleep. If M0: do all the other things. * Pins: Miscellaneous SCU configuration tweaks. * Little code clarity improvement. * bootstrap: Remove, not necessary. * Clock Manager: Large re-working to support external references. * Clock Manager: Actually store chosen clock reference Similarly-named local was covering a member and discarding the value. * Clock Manager: Reference type which contains source, frequency. * Setup: Display reference source, frequency in frequency correction screen. * LPC43xx API: Add extern "C" for use from C++. * Use LPC43xx API for SGPIO, GPDMA, I2S initialization. * I2S: Add BASE_AUDIO_CLK management. * Add MOTOCON_PWM clock/reset structure. * Serial: Fix dumb typos. * Serial: Remove extra reference operator. * Serial: Cut-and-paste error in structure type name. * Move SCU structure from PAL to LPC43xx API. It'd be nice if I gave some thought to where code should live before I commit it. * VAA power: Move code to HackRF board file It doesn't belong in PAL. * MAX5 CPLD: Add SAMPLE and EXTEST methods. * Flash image: Change packing scheme to use flash more efficiently. Application is now a single image for both M4 bootstrap and M0. Baseband images come immediately after application binary. No need to align to large blocks (and waste lots of flash). * Clock Manager: Remove PLL1 power down function. * Move and rename peripherals reset function to board module. * Remove unused peripheral/clock management. * Clock Manager: Extract switch to IRC into separate function. * Clock Manager: More explicit shutdown of clocks, clock generator. * Move initialization to board module. * ChibiOS: Rename "application" board, add "baseband" board. There are now two ChibiOS "boards", one which runs the application and does the hardware setup. The other board, "baseband", does very little setup. * Clock Manager: Remove unused crystal enable/disable code. * Clock Manager: Restore clock configuration to SPIFI bootloader state before app shutdown. * Reset peripherals on app shutdown. Be careful not to reset M0APP (the core we're running on) or GPIO (which is holding the hardware in a stable state). * M4/baseband hal_lld_init: use IDIVA, which is configured earlier by M0. This was causing problems during restart into HackRF mode. Baseband hal_lld_init changed M4 clock from IDIVA (set by M0) to PLL1, which was unceremoniously turned off during shutdown. * Audio app: Stop audio PLL on shutdown. * M4 HAL: Make LPC43XX_M4_CLK_SRC optional. This was changing the BASE_M4_CLK when a baseband was run. * LPC43xx C++ layer: Fix IDIVx constructor IDIV narrow field width. * Application board: hide the peripherals_reset function, as it isn't useful except during hardware init. * Consolidate hardware init code to some degree. ClockManager is super-overloaded and murky in its purpose. Migrate audio from IDIVC to IDIVD, to more closely resemble initial clock scheme, so it's simpler to get back to it during shutdown. * Migrate some startup code to application board. * Si5351: Use correct methods for reset(). update_output_enable_control() doesn't reset the enabled outputs to the reset state, unless the object is freshly initialized, which it isn't when performing firmware shutdown. For similar reasons, use set_clock_control() instead of setting internal state and then using the update function. * GPIO: Set SPIFI CS pin to match input buffer state coming out of bootloader. * Change application board.c to .cpp, with required dependent changes * Board: Clean up SCU configuration code/data. * I2S: Add shutdown code and use it. * LPC43xx: Consolidate a bunch of structures that had been scattered all over. ...because I'm an undisciplined coder. * I2S: Fix ordering of branch and base clock disable. Core was hanging, presumably because the register interface on the branch/peripheral was unresponsive after the base clock was disabled. * Controls: Save and expose raw navigation wheel switch state I need to do some work on debouncing and ignoring simultaneous key presses. * Controls: Add debug view for switches state. * Controls: Ignore all key presses until all keys are released. This should address some mechanical quirks of the navigation wheel used on the PortaPack. * Clock Manager: Wait for only the necessary PLL to lock. Wasn't working on PortaPacks without a built-in clock reference, as that uses the other PLL. TODO: Switching PLLs may be kind of pointless now... * CMake: Pull HackRF project from GitHub and build. * CMake: Remove commented code. * CMake: Clone HackRF via HTTPS, not SSH. * CMake: Extra pause for slow post-DFU firmware boot-up. * CMake: TODO to fix SVF/XSVF file source. * CMake: Ask HackRF hackrf_usb to make DFU binary. * Travis-CI: Add dfu-util, now that HackRF firmware is being built for inclusion. * Travis-CI: Update build environment to Ubuntu xenial Previously Trusty. * Travis-CI: Incorrectly structured my request for dfu-util package. I'm soooo talented. * ldscript: Mark flash, ram with correct R/W/X flags. * ldscript: Enlarge M0 flash region to 1Mbyte, the size of the HackRF SPI flash. * Receiver: Hide PPM adjustment if clock source is not HackRF crystal. * Documentation: Update product photos and README. * Documentation: Add TCXO feature to README description. * Application: Rearrange files to match HAVOC directory structure. * Map view in AIS (#213) * Added GeoMapView to AISRecentEntryDetailView * Added autoupdate in AIS map * Revert "Map view in AIS (#213)" This reverts commit262c030224. This commit will be cherry-picked onto a clean branch, then re-committed after a troublesome pull request is reverted. * Revert "Upstream merge to make new revision of PortaPack work (#206)" This reverts commit920b98f7c9. This pull request was missing some changes and was preventing firmware from functioning on older PortaPacks. * CPLD: Pull bitstream from HackRF project. * SGPIO: Identify pins on CPLD by their new functions. Pull down HOST_SYNC_EN. * CPLD: Don't load HackRF CPLD bitstream into RAM. Trying to converge CPLD implementations, so this shouldn't be necesssary. HOWEVER, it would be good to *check* the CPLD contents and provide a way to update, if necessary. * CPLD: Tweak clock generator config to match CPLD timing changes in HackRF. * PinConfig: Drive CPLD pins correctly. * CMake: Use jboone/hackrf master branch, now that CPLD fixes are there. * CMake: Fix HackRF CPLD SVF dependency. Build would break on the first pass, but work if you restarted make. * CMake: Fix my misuse of the HackRF CMake configuration -- was building from too deep in the directory tree * CMake: Work-around for CMake 3.5 not supporting ExternalProject_Add SOURCE_SUBDIR. * CMake: Choose a CMP0005 policy to quiet CMake warnings. * Settings: Show active clock reference. Only show PPM adjustment for HackRF source. * Radio Settings: Change reference clock text color. Make consistent color with other un-editable text. TODO: This is a bit of a hack to get ui::Text objects to support custom colors, like the Label structures used elsewhere.
792 lines
18 KiB
Plaintext
792 lines
18 KiB
Plaintext
EESchema Schematic File Version 4
|
||
LIBS:portapack_h1-cache
|
||
EELAYER 26 0
|
||
EELAYER END
|
||
$Descr A4 11693 8268
|
||
encoding utf-8
|
||
Sheet 3 6
|
||
Title "PortaPack H1"
|
||
Date "2018-10-29"
|
||
Rev "20181029"
|
||
Comp "ShareBrained Technology, Inc."
|
||
Comment1 "Copyright © 2014-2018 Jared Boone"
|
||
Comment2 "License: GNU General Public License, version 2"
|
||
Comment3 ""
|
||
Comment4 ""
|
||
$EndDescr
|
||
$Comp
|
||
L power:GND #PWR019
|
||
U 1 1 53A91608
|
||
P 9900 5100
|
||
F 0 "#PWR019" H 9900 5100 30 0001 C CNN
|
||
F 1 "GND" H 9900 5030 30 0001 C CNN
|
||
F 2 "" H 9900 5100 60 0000 C CNN
|
||
F 3 "" H 9900 5100 60 0000 C CNN
|
||
1 9900 5100
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:+3V3 #PWR020
|
||
U 1 1 53A91614
|
||
P 9800 5000
|
||
F 0 "#PWR020" H 9800 4960 30 0001 C CNN
|
||
F 1 "+3V3" H 9800 5110 30 0000 C CNN
|
||
F 2 "" H 9800 5000 60 0000 C CNN
|
||
F 3 "" H 9800 5000 60 0000 C CNN
|
||
1 9800 5000
|
||
0 -1 -1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR021
|
||
U 1 1 53A91623
|
||
P 9900 6000
|
||
F 0 "#PWR021" H 9900 6000 30 0001 C CNN
|
||
F 1 "GND" H 9900 5930 30 0001 C CNN
|
||
F 2 "" H 9900 6000 60 0000 C CNN
|
||
F 3 "" H 9900 6000 60 0000 C CNN
|
||
1 9900 6000
|
||
0 1 1 0
|
||
$EndComp
|
||
Text Label 9300 3300 0 60 ~ 0
|
||
LCD_DB7
|
||
Text Label 9300 3400 0 60 ~ 0
|
||
LCD_DB6
|
||
Text Label 9300 3500 0 60 ~ 0
|
||
LCD_DB5
|
||
Text Label 9300 3600 0 60 ~ 0
|
||
LCD_DB4
|
||
Text Label 9300 3700 0 60 ~ 0
|
||
LCD_DB3
|
||
Text Label 9300 3800 0 60 ~ 0
|
||
LCD_DB2
|
||
Text Label 9300 3900 0 60 ~ 0
|
||
LCD_DB1
|
||
Text Label 9300 4000 0 60 ~ 0
|
||
LCD_DB0
|
||
Text Notes 7400 6200 0 60 ~ 0
|
||
LCD Mode:\n8080 MCU 16-bit bus interface I\nIM[3:0] = 0b0001, DB[15:0] active
|
||
Text Label 9300 3200 0 60 ~ 0
|
||
LCD_DB8
|
||
Text Label 9300 3100 0 60 ~ 0
|
||
LCD_DB9
|
||
Text Label 9300 3000 0 60 ~ 0
|
||
LCD_DB10
|
||
Text Label 9300 2900 0 60 ~ 0
|
||
LCD_DB11
|
||
Text Label 9300 2800 0 60 ~ 0
|
||
LCD_DB12
|
||
Text Label 9300 2700 0 60 ~ 0
|
||
LCD_DB13
|
||
Text Label 9300 2600 0 60 ~ 0
|
||
LCD_DB14
|
||
Text Label 9300 2500 0 60 ~ 0
|
||
LCD_DB15
|
||
$Comp
|
||
L Device:R R19
|
||
U 1 1 53A91657
|
||
P 8000 2150
|
||
F 0 "R19" V 8080 2150 50 0000 C CNN
|
||
F 1 "10K" V 8000 2150 50 0001 C CNN
|
||
F 2 "ipc_resc:IPC_RESC100X50X40L25N" H 8000 2150 60 0001 C CNN
|
||
F 3 "" H 8000 2150 60 0000 C CNN
|
||
F 4 "DNP" V 8000 2150 60 0000 C CNN "DNP"
|
||
F 5 "Yageo" V 8000 2150 60 0001 C CNN "Mfr"
|
||
1 8000 2150
|
||
-1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR022
|
||
U 1 1 53A9165D
|
||
P 8000 2500
|
||
F 0 "#PWR022" H 8000 2500 30 0001 C CNN
|
||
F 1 "GND" H 8000 2430 30 0001 C CNN
|
||
F 2 "" H 8000 2500 60 0000 C CNN
|
||
F 3 "" H 8000 2500 60 0000 C CNN
|
||
1 8000 2500
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:+1V8 #PWR023
|
||
U 1 1 53A91663
|
||
P 9800 4800
|
||
F 0 "#PWR023" H 9800 4940 20 0001 C CNN
|
||
F 1 "+1V8" H 9800 4910 30 0000 C CNN
|
||
F 2 "" H 9800 4800 60 0000 C CNN
|
||
F 3 "" H 9800 4800 60 0000 C CNN
|
||
1 9800 4800
|
||
0 -1 -1 0
|
||
$EndComp
|
||
$Comp
|
||
L sd:MICROSD_DETSW J2
|
||
U 1 1 53A8C6D0
|
||
P 3900 6300
|
||
F 0 "J2" H 3450 6950 60 0000 C CNN
|
||
F 1 "MICROSD_DETSW" H 4050 6950 60 0000 C CNN
|
||
F 2 "alps:ALPS_SCHA4B0419" H 3900 6300 60 0001 C CNN
|
||
F 3 "http://www.mouser.com/ds/2/15/alps_SCHA4B0419-780241.pdf" H 3900 6300 60 0001 C CNN
|
||
F 4 "ALPS" H 3900 6300 60 0001 C CNN "Mfr"
|
||
F 5 "SCHA4B0419" H 3900 6300 60 0001 C CNN "Part"
|
||
1 3900 6300
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR024
|
||
U 1 1 53A8C6D6
|
||
P 3100 6300
|
||
F 0 "#PWR024" H 3100 6300 30 0001 C CNN
|
||
F 1 "GND" H 3100 6230 30 0001 C CNN
|
||
F 2 "" H 3100 6300 60 0000 C CNN
|
||
F 3 "" H 3100 6300 60 0000 C CNN
|
||
1 3100 6300
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR025
|
||
U 1 1 53A8C6E2
|
||
P 3100 6700
|
||
F 0 "#PWR025" H 3100 6700 30 0001 C CNN
|
||
F 1 "GND" H 3100 6630 30 0001 C CNN
|
||
F 2 "" H 3100 6700 60 0000 C CNN
|
||
F 3 "" H 3100 6700 60 0000 C CNN
|
||
1 3100 6700
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L Device:C C27
|
||
U 1 1 53AA73CE
|
||
P 2800 7100
|
||
F 0 "C27" H 2850 7200 50 0000 L CNN
|
||
F 1 "100N" H 2850 7000 50 0000 L CNN
|
||
F 2 "ipc_capc:IPC_CAPC100X50X55L25N" H 2800 7100 60 0001 C CNN
|
||
F 3 "" H 2800 7100 60 0000 C CNN
|
||
F 4 "Murata" H 2800 7100 60 0001 C CNN "Mfr"
|
||
F 5 "GRM155R61A104KA01" H 2800 7100 60 0001 C CNN "Part"
|
||
1 2800 7100
|
||
-1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR026
|
||
U 1 1 53A8C6EF
|
||
P 2400 7400
|
||
F 0 "#PWR026" H 2400 7400 30 0001 C CNN
|
||
F 1 "GND" H 2400 7330 30 0001 C CNN
|
||
F 2 "" H 2400 7400 60 0000 C CNN
|
||
F 3 "" H 2400 7400 60 0000 C CNN
|
||
1 2400 7400
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR027
|
||
U 1 1 53A8C6F5
|
||
P 4200 7200
|
||
F 0 "#PWR027" H 4200 7200 30 0001 C CNN
|
||
F 1 "GND" H 4200 7130 30 0001 C CNN
|
||
F 2 "" H 4200 7200 60 0000 C CNN
|
||
F 3 "" H 4200 7200 60 0000 C CNN
|
||
1 4200 7200
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L ck:CK_TSWB-3N-CB SW1
|
||
U 1 1 53A8C6FD
|
||
P 2500 1450
|
||
F 0 "SW1" H 2500 2050 60 0000 C CNN
|
||
F 1 "CK_TSWB-3N-CB" H 2500 850 60 0000 C CNN
|
||
F 2 "ck:CK_TSWB-3N-CB222_LFS" H 2500 1450 60 0001 C CNN
|
||
F 3 "http://www.ckswitches.com/media/1346/tsw.pdf" H 2500 1450 60 0001 C CNN
|
||
F 4 "C&K" H 2500 1450 60 0001 C CNN "Mfr"
|
||
F 5 "TSWB-3N-CB222 LFS" H 2500 1450 60 0001 C CNN "Part"
|
||
1 2500 1450
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR028
|
||
U 1 1 53A8C70A
|
||
P 1400 2000
|
||
F 0 "#PWR028" H 1400 2000 30 0001 C CNN
|
||
F 1 "GND" H 1400 1930 30 0001 C CNN
|
||
F 2 "" H 1400 2000 60 0000 C CNN
|
||
F 3 "" H 1400 2000 60 0000 C CNN
|
||
1 1400 2000
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR029
|
||
U 1 1 53A8C710
|
||
P 3600 2000
|
||
F 0 "#PWR029" H 3600 2000 30 0001 C CNN
|
||
F 1 "GND" H 3600 1930 30 0001 C CNN
|
||
F 2 "" H 3600 2000 60 0000 C CNN
|
||
F 3 "" H 3600 2000 60 0000 C CNN
|
||
1 3600 2000
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR030
|
||
U 1 1 53A8C716
|
||
P 4000 7200
|
||
F 0 "#PWR030" H 4000 7200 30 0001 C CNN
|
||
F 1 "GND" H 4000 7130 30 0001 C CNN
|
||
F 2 "" H 4000 7200 60 0000 C CNN
|
||
F 3 "" H 4000 7200 60 0000 C CNN
|
||
1 4000 7200
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L Device:C C26
|
||
U 1 1 53A8C71C
|
||
P 2400 7100
|
||
F 0 "C26" H 2450 7200 50 0000 L CNN
|
||
F 1 "10U" H 2450 7000 50 0000 L CNN
|
||
F 2 "ipc_capc:IPC_CAPC200X125X135L45N" H 2400 7100 60 0001 C CNN
|
||
F 3 "" H 2400 7100 60 0000 C CNN
|
||
F 4 "Murata" H 2400 7100 60 0001 C CNN "Mfr"
|
||
F 5 "GRM21BR61A106KE19" H 2400 7100 60 0001 C CNN "Part"
|
||
1 2400 7100
|
||
-1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR031
|
||
U 1 1 53A8C722
|
||
P 2800 7400
|
||
F 0 "#PWR031" H 2800 7400 30 0001 C CNN
|
||
F 1 "GND" H 2800 7330 30 0001 C CNN
|
||
F 2 "" H 2800 7400 60 0000 C CNN
|
||
F 3 "" H 2800 7400 60 0000 C CNN
|
||
1 2800 7400
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:+3V3 #PWR032
|
||
U 1 1 53A8C728
|
||
P 2800 5700
|
||
F 0 "#PWR032" H 2800 5660 30 0001 C CNN
|
||
F 1 "+3V3" H 2800 5810 30 0000 C CNN
|
||
F 2 "" H 2800 5700 60 0000 C CNN
|
||
F 3 "" H 2800 5700 60 0000 C CNN
|
||
1 2800 5700
|
||
1 0 0 -1
|
||
$EndComp
|
||
Entry Wire Line
|
||
9100 2400 9200 2500
|
||
Entry Wire Line
|
||
9100 2500 9200 2600
|
||
Entry Wire Line
|
||
9100 2600 9200 2700
|
||
Entry Wire Line
|
||
9100 2700 9200 2800
|
||
Entry Wire Line
|
||
9100 2800 9200 2900
|
||
Entry Wire Line
|
||
9100 2900 9200 3000
|
||
Entry Wire Line
|
||
9100 3000 9200 3100
|
||
Entry Wire Line
|
||
9100 3100 9200 3200
|
||
Entry Wire Line
|
||
9100 3200 9200 3300
|
||
Entry Wire Line
|
||
9100 3300 9200 3400
|
||
Entry Wire Line
|
||
9100 3400 9200 3500
|
||
Entry Wire Line
|
||
9100 3500 9200 3600
|
||
Entry Wire Line
|
||
9100 3600 9200 3700
|
||
Entry Wire Line
|
||
9100 3700 9200 3800
|
||
Entry Wire Line
|
||
9100 3800 9200 3900
|
||
Entry Wire Line
|
||
9100 3900 9200 4000
|
||
Text HLabel 8950 2100 0 60 BiDi ~ 0
|
||
LCD_DB[15..0]
|
||
Text HLabel 9600 4500 0 60 Input ~ 0
|
||
LCD_RS
|
||
Text HLabel 9600 4300 0 60 Input ~ 0
|
||
LCD_RD#
|
||
Text HLabel 9600 4400 0 60 Input ~ 0
|
||
LCD_WR#
|
||
Text HLabel 7900 1800 0 60 Input ~ 0
|
||
LCD_RESET#
|
||
Text HLabel 1600 3000 0 60 Input ~ 0
|
||
LCD_BACKLIGHT
|
||
Text HLabel 9600 4700 0 60 Output ~ 0
|
||
LCD_TE
|
||
Text HLabel 9600 5200 0 60 BiDi ~ 0
|
||
TP_R
|
||
Text HLabel 9600 5300 0 60 BiDi ~ 0
|
||
TP_D
|
||
Text HLabel 9600 5400 0 60 BiDi ~ 0
|
||
TP_L
|
||
Text HLabel 9600 5500 0 60 BiDi ~ 0
|
||
TP_U
|
||
Text HLabel 1400 1000 0 60 Output ~ 0
|
||
SW_SEL
|
||
Text HLabel 1400 1100 0 60 Output ~ 0
|
||
SW_ROT_A
|
||
Text HLabel 1400 1200 0 60 Output ~ 0
|
||
SW_ROT_B
|
||
Text HLabel 3600 1000 2 60 Output ~ 0
|
||
SW_D
|
||
Text HLabel 3600 1100 2 60 Output ~ 0
|
||
SW_R
|
||
Text HLabel 3600 1200 2 60 Output ~ 0
|
||
SW_U
|
||
Text HLabel 3600 1300 2 60 Output ~ 0
|
||
SW_L
|
||
Text HLabel 2200 5800 0 60 BiDi ~ 0
|
||
SD_DAT2
|
||
Text HLabel 2200 5900 0 60 BiDi ~ 0
|
||
SD_DAT3
|
||
Text HLabel 2200 6000 0 60 BiDi ~ 0
|
||
SD_CMD
|
||
Text HLabel 2200 6200 0 60 Input ~ 0
|
||
SD_CLK
|
||
Text HLabel 2200 6400 0 60 BiDi ~ 0
|
||
SD_DAT0
|
||
Text HLabel 2200 6500 0 60 BiDi ~ 0
|
||
SD_DAT1
|
||
Text HLabel 2200 6800 0 60 Output ~ 0
|
||
SD_CD
|
||
$Comp
|
||
L eastrising:ER-TFT024-3_PANEL LCD1
|
||
U 1 1 58A60E03
|
||
P 8000 4600
|
||
F 0 "LCD1" H 8000 5650 60 0000 C CNN
|
||
F 1 "ER-TFT024-3_PANEL" H 8000 3650 60 0000 C CNN
|
||
F 2 "eastrising:ER-TFT024-3" H 8000 4600 60 0001 C CNN
|
||
F 3 "http://www.buydisplay.com/download/manual/ER-TFT024-3_Datasheet.pdf" H 8000 4600 60 0001 C CNN
|
||
F 4 "EastRising" H 8000 4600 60 0001 C CNN "Mfr"
|
||
F 5 "ER-TFT024-3" H 8000 4600 60 0001 C CNN "Part"
|
||
1 8000 4600
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L eastrising:ER-TFT024-3_FPC J3
|
||
U 1 1 58AE3A81
|
||
P 10450 3350
|
||
F 0 "J3" H 10450 5950 60 0000 C CNN
|
||
F 1 "ER-TFT024-3_FPC" H 10450 550 60 0000 C CNN
|
||
F 2 "eastrising:ER-CON50HT-1" H 10350 3350 60 0001 C CNN
|
||
F 3 "http://www.buydisplay.com/download/connector/ER-CON50HT-1.pdf" H 10350 3350 60 0001 C CNN
|
||
F 4 "EastRising" H 10450 3350 60 0001 C CNN "Mfr"
|
||
F 5 "ER-CON50HT-1" H 10450 3350 60 0001 C CNN "Part"
|
||
1 10450 3350
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR033
|
||
U 1 1 58AE4008
|
||
P 9900 5800
|
||
F 0 "#PWR033" H 9900 5800 30 0001 C CNN
|
||
F 1 "GND" H 9900 5730 30 0001 C CNN
|
||
F 2 "" H 9900 5800 60 0000 C CNN
|
||
F 3 "" H 9900 5800 60 0000 C CNN
|
||
1 9900 5800
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR034
|
||
U 1 1 58AE4031
|
||
P 9900 5700
|
||
F 0 "#PWR034" H 9900 5700 30 0001 C CNN
|
||
F 1 "GND" H 9900 5630 30 0001 C CNN
|
||
F 2 "" H 9900 5700 60 0000 C CNN
|
||
F 3 "" H 9900 5700 60 0000 C CNN
|
||
1 9900 5700
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR035
|
||
U 1 1 58AE405A
|
||
P 9900 5600
|
||
F 0 "#PWR035" H 9900 5600 30 0001 C CNN
|
||
F 1 "GND" H 9900 5530 30 0001 C CNN
|
||
F 2 "" H 9900 5600 60 0000 C CNN
|
||
F 3 "" H 9900 5600 60 0000 C CNN
|
||
1 9900 5600
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR036
|
||
U 1 1 58AE9874
|
||
P 9800 1900
|
||
F 0 "#PWR036" H 9800 1900 30 0001 C CNN
|
||
F 1 "GND" H 9800 1830 30 0001 C CNN
|
||
F 2 "" H 9800 1900 60 0000 C CNN
|
||
F 3 "" H 9800 1900 60 0000 C CNN
|
||
1 9800 1900
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR037
|
||
U 1 1 58AE9CF2
|
||
P 9800 1600
|
||
F 0 "#PWR037" H 9800 1600 30 0001 C CNN
|
||
F 1 "GND" H 9800 1530 30 0001 C CNN
|
||
F 2 "" H 9800 1600 60 0000 C CNN
|
||
F 3 "" H 9800 1600 60 0000 C CNN
|
||
1 9800 1600
|
||
0 1 1 0
|
||
$EndComp
|
||
Text HLabel 9600 4600 0 60 Input ~ 0
|
||
LCD_CS#
|
||
$Comp
|
||
L power:GND #PWR038
|
||
U 1 1 58B079A0
|
||
P 9900 4200
|
||
F 0 "#PWR038" H 9900 4200 30 0001 C CNN
|
||
F 1 "GND" H 9900 4130 30 0001 C CNN
|
||
F 2 "" H 9900 4200 60 0000 C CNN
|
||
F 3 "" H 9900 4200 60 0000 C CNN
|
||
1 9900 4200
|
||
0 1 1 0
|
||
$EndComp
|
||
NoConn ~ 10000 4100
|
||
$Comp
|
||
L on_semi:CAT4004[_AB] U4
|
||
U 1 1 58B747DD
|
||
P 2400 3150
|
||
F 0 "U4" H 2000 3450 60 0000 L CNN
|
||
F 1 "CAT4004[_AB]" H 2500 2850 60 0000 L CNN
|
||
F 2 "ipc_son:IPC_SON9P50_200X200X55L32X24T90X160N" H 2400 3150 60 0001 C CNN
|
||
F 3 "http://www.onsemi.com/pub/Collateral/CAT4003B-D.PDF" H 2400 3150 60 0001 C CNN
|
||
F 4 "ON Semiconductor" H 2400 3150 60 0001 C CNN "Mfr"
|
||
F 5 "CAT4004BHU2−GT3" H 2400 3150 60 0001 C CNN "Part"
|
||
1 2400 3150
|
||
1 0 0 -1
|
||
$EndComp
|
||
Text Label 9650 1000 0 60 ~ 0
|
||
LEDK1
|
||
Text Label 9650 1100 0 60 ~ 0
|
||
LEDK2
|
||
Text Label 9650 1200 0 60 ~ 0
|
||
LEDK3
|
||
Text Label 9650 1300 0 60 ~ 0
|
||
LEDK4
|
||
Text Label 3100 3200 0 60 ~ 0
|
||
LEDK4
|
||
Text Label 3100 3300 0 60 ~ 0
|
||
LEDK3
|
||
Text Label 1300 3300 0 60 ~ 0
|
||
LEDK2
|
||
Text Label 1300 3200 0 60 ~ 0
|
||
LEDK1
|
||
$Comp
|
||
L power:GND #PWR039
|
||
U 1 1 58B750FD
|
||
P 2400 3700
|
||
F 0 "#PWR039" H 2400 3700 30 0001 C CNN
|
||
F 1 "GND" H 2400 3630 30 0001 C CNN
|
||
F 2 "" H 2400 3700 60 0000 C CNN
|
||
F 3 "" H 2400 3700 60 0000 C CNN
|
||
1 2400 3700
|
||
1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR040
|
||
U 1 1 58B75120
|
||
P 1700 3100
|
||
F 0 "#PWR040" H 1700 3100 30 0001 C CNN
|
||
F 1 "GND" H 1700 3030 30 0001 C CNN
|
||
F 2 "" H 1700 3100 60 0000 C CNN
|
||
F 3 "" H 1700 3100 60 0000 C CNN
|
||
1 1700 3100
|
||
0 1 1 0
|
||
$EndComp
|
||
$Comp
|
||
L Device:R R20
|
||
U 1 1 58B751E2
|
||
P 3700 3350
|
||
F 0 "R20" V 3780 3350 50 0000 C CNN
|
||
F 1 "3K9" V 3700 3350 50 0001 C CNN
|
||
F 2 "ipc_resc:IPC_RESC100X50X40L25N" H 3700 3350 60 0001 C CNN
|
||
F 3 "" H 3700 3350 60 0000 C CNN
|
||
F 4 "DNP" V 3700 3350 60 0000 C CNN "DNP"
|
||
F 5 "Yageo" V 3700 3350 60 0001 C CNN "Mfr"
|
||
1 3700 3350
|
||
-1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR041
|
||
U 1 1 58B75265
|
||
P 3700 3700
|
||
F 0 "#PWR041" H 3700 3700 30 0001 C CNN
|
||
F 1 "GND" H 3700 3630 30 0001 C CNN
|
||
F 2 "" H 3700 3700 60 0000 C CNN
|
||
F 3 "" H 3700 3700 60 0000 C CNN
|
||
1 3700 3700
|
||
1 0 0 -1
|
||
$EndComp
|
||
Wire Wire Line
|
||
2400 3600 2400 3700
|
||
Wire Wire Line
|
||
3000 3100 3700 3100
|
||
Wire Wire Line
|
||
1700 3100 1800 3100
|
||
Wire Wire Line
|
||
3000 3000 4000 3000
|
||
Wire Wire Line
|
||
3500 3300 3000 3300
|
||
Wire Wire Line
|
||
3500 3200 3000 3200
|
||
Wire Wire Line
|
||
1200 3300 1800 3300
|
||
Wire Wire Line
|
||
1200 3200 1800 3200
|
||
Wire Wire Line
|
||
1600 3000 1800 3000
|
||
Wire Wire Line
|
||
9550 1300 10000 1300
|
||
Wire Wire Line
|
||
9550 1200 10000 1200
|
||
Wire Wire Line
|
||
9550 1100 10000 1100
|
||
Wire Wire Line
|
||
9550 1000 10000 1000
|
||
Wire Wire Line
|
||
9900 4200 10000 4200
|
||
Wire Wire Line
|
||
9600 4600 10000 4600
|
||
Connection ~ 9900 1600
|
||
Wire Wire Line
|
||
9900 1500 9900 1600
|
||
Wire Wire Line
|
||
9800 1600 9900 1600
|
||
Connection ~ 9900 1900
|
||
Connection ~ 9900 2300
|
||
Wire Wire Line
|
||
9900 2400 10000 2400
|
||
Connection ~ 9900 2200
|
||
Wire Wire Line
|
||
9900 2300 10000 2300
|
||
Connection ~ 9900 2100
|
||
Wire Wire Line
|
||
9900 2200 10000 2200
|
||
Connection ~ 9900 2000
|
||
Wire Wire Line
|
||
9900 2100 10000 2100
|
||
Wire Wire Line
|
||
9900 2000 10000 2000
|
||
Wire Wire Line
|
||
9900 1900 9900 2000
|
||
Wire Wire Line
|
||
9800 1900 9900 1900
|
||
Wire Wire Line
|
||
9900 1700 10000 1700
|
||
Wire Wire Line
|
||
10000 5800 9900 5800
|
||
Wire Wire Line
|
||
10000 5700 9900 5700
|
||
Wire Wire Line
|
||
10000 5600 9900 5600
|
||
Connection ~ 9900 4800
|
||
Wire Wire Line
|
||
9900 4900 9900 4800
|
||
Wire Wire Line
|
||
10000 4900 9900 4900
|
||
Wire Wire Line
|
||
9550 900 10000 900
|
||
Wire Wire Line
|
||
3200 6700 3100 6700
|
||
Wire Wire Line
|
||
3200 6800 2200 6800
|
||
Wire Bus Line
|
||
8950 2100 9100 2100
|
||
Wire Wire Line
|
||
4000 7100 4000 7200
|
||
Wire Wire Line
|
||
1400 1900 1400 2000
|
||
Wire Wire Line
|
||
1500 1900 1400 1900
|
||
Wire Wire Line
|
||
3600 1900 3600 2000
|
||
Wire Wire Line
|
||
3500 1900 3600 1900
|
||
Wire Wire Line
|
||
3600 1300 3500 1300
|
||
Wire Wire Line
|
||
3600 1200 3500 1200
|
||
Wire Wire Line
|
||
3600 1100 3500 1100
|
||
Wire Wire Line
|
||
3500 1000 3600 1000
|
||
Wire Wire Line
|
||
1400 1200 1500 1200
|
||
Wire Wire Line
|
||
1400 1100 1500 1100
|
||
Wire Wire Line
|
||
1400 1000 1500 1000
|
||
Wire Wire Line
|
||
4200 7100 4200 7200
|
||
Wire Wire Line
|
||
2400 6100 2800 6100
|
||
Wire Wire Line
|
||
3200 6300 3100 6300
|
||
Wire Wire Line
|
||
2200 6500 3200 6500
|
||
Wire Wire Line
|
||
2200 6400 3200 6400
|
||
Wire Wire Line
|
||
2200 6200 3200 6200
|
||
Wire Wire Line
|
||
2200 6000 3200 6000
|
||
Wire Wire Line
|
||
2200 5900 3200 5900
|
||
Wire Wire Line
|
||
2200 5800 3200 5800
|
||
Wire Wire Line
|
||
2800 5700 2800 6100
|
||
Connection ~ 2800 6100
|
||
Connection ~ 8000 1800
|
||
Wire Wire Line
|
||
9200 2500 10000 2500
|
||
Wire Wire Line
|
||
9200 2600 10000 2600
|
||
Wire Wire Line
|
||
9200 2700 10000 2700
|
||
Wire Wire Line
|
||
9200 2800 10000 2800
|
||
Wire Wire Line
|
||
9200 2900 10000 2900
|
||
Wire Wire Line
|
||
9200 3000 10000 3000
|
||
Wire Wire Line
|
||
9200 3100 10000 3100
|
||
Wire Wire Line
|
||
9200 3200 10000 3200
|
||
Wire Wire Line
|
||
9600 4400 10000 4400
|
||
Wire Wire Line
|
||
9600 4300 10000 4300
|
||
Wire Wire Line
|
||
7900 1800 8000 1800
|
||
Wire Wire Line
|
||
9600 4500 10000 4500
|
||
Wire Wire Line
|
||
9200 3300 10000 3300
|
||
Wire Wire Line
|
||
9200 3400 10000 3400
|
||
Wire Wire Line
|
||
9200 3500 10000 3500
|
||
Wire Wire Line
|
||
9200 3600 10000 3600
|
||
Wire Wire Line
|
||
9200 3700 10000 3700
|
||
Wire Wire Line
|
||
9200 3800 10000 3800
|
||
Wire Wire Line
|
||
9200 3900 10000 3900
|
||
Wire Wire Line
|
||
9200 4000 10000 4000
|
||
Wire Wire Line
|
||
9900 6000 10000 6000
|
||
Wire Wire Line
|
||
9600 5500 10000 5500
|
||
Wire Wire Line
|
||
9600 5400 10000 5400
|
||
Wire Wire Line
|
||
9600 5300 10000 5300
|
||
Wire Wire Line
|
||
10000 5200 9600 5200
|
||
Wire Wire Line
|
||
9600 4700 10000 4700
|
||
Wire Wire Line
|
||
9800 5000 10000 5000
|
||
Wire Wire Line
|
||
9800 4800 9900 4800
|
||
Wire Wire Line
|
||
10000 5100 9900 5100
|
||
Wire Wire Line
|
||
10000 1400 9900 1400
|
||
Wire Wire Line
|
||
10000 1500 9900 1500
|
||
$Comp
|
||
L power:+1V8 #PWR042
|
||
U 1 1 58BA7696
|
||
P 9900 1400
|
||
F 0 "#PWR042" H 9900 1540 20 0001 C CNN
|
||
F 1 "+1V8" H 9900 1510 30 0000 C CNN
|
||
F 2 "" H 9900 1400 60 0000 C CNN
|
||
F 3 "" H 9900 1400 60 0000 C CNN
|
||
1 9900 1400
|
||
0 -1 -1 0
|
||
$EndComp
|
||
Text HLabel 9550 900 0 60 Input ~ 0
|
||
LCD_VBL
|
||
Text Notes 1200 2700 0 60 ~ 0
|
||
EN/DIM: 200k PD internal, enable > 1.3V, disable < 0.4V\nRSET: not required, default 25mA current\nUVLO: 2.0V typ
|
||
Text HLabel 4100 3000 2 60 Input ~ 0
|
||
LCD_VBL
|
||
$Comp
|
||
L Device:C C14
|
||
U 1 1 58D0DFA2
|
||
P 4000 3300
|
||
F 0 "C14" H 4050 3400 50 0000 L CNN
|
||
F 1 "1U" H 4050 3200 50 0000 L CNN
|
||
F 2 "ipc_capc:IPC_CAPC160X80X90L35N" H 4000 3300 60 0001 C CNN
|
||
F 3 "" H 4000 3300 60 0000 C CNN
|
||
F 4 "Murata" H 4000 3300 60 0001 C CNN "Mfr"
|
||
F 5 "GRM188R61C105KA93D" H 4000 3300 60 0001 C CNN "Part"
|
||
1 4000 3300
|
||
-1 0 0 -1
|
||
$EndComp
|
||
$Comp
|
||
L power:GND #PWR043
|
||
U 1 1 58D0E0F8
|
||
P 4000 3600
|
||
F 0 "#PWR043" H 4000 3600 30 0001 C CNN
|
||
F 1 "GND" H 4000 3530 30 0001 C CNN
|
||
F 2 "" H 4000 3600 60 0000 C CNN
|
||
F 3 "" H 4000 3600 60 0000 C CNN
|
||
1 4000 3600
|
||
1 0 0 -1
|
||
$EndComp
|
||
Connection ~ 4000 3000
|
||
Wire Wire Line
|
||
9900 1600 9900 1700
|
||
Wire Wire Line
|
||
9900 1600 10000 1600
|
||
Wire Wire Line
|
||
9900 1900 10000 1900
|
||
Wire Wire Line
|
||
9900 2300 9900 2400
|
||
Wire Wire Line
|
||
9900 2200 9900 2300
|
||
Wire Wire Line
|
||
9900 2100 9900 2200
|
||
Wire Wire Line
|
||
9900 2000 9900 2100
|
||
Wire Wire Line
|
||
9900 4800 10000 4800
|
||
Wire Wire Line
|
||
2800 6100 3200 6100
|
||
Wire Wire Line
|
||
8000 1800 10000 1800
|
||
Wire Wire Line
|
||
4000 3000 4100 3000
|
||
Wire Wire Line
|
||
3700 3100 3700 3200
|
||
Wire Wire Line
|
||
3700 3500 3700 3700
|
||
Wire Wire Line
|
||
4000 3450 4000 3600
|
||
Wire Wire Line
|
||
4000 3000 4000 3150
|
||
Wire Wire Line
|
||
2400 6100 2400 6950
|
||
Wire Wire Line
|
||
2400 7250 2400 7400
|
||
Wire Wire Line
|
||
2800 7250 2800 7400
|
||
Wire Wire Line
|
||
2800 6100 2800 6950
|
||
Wire Wire Line
|
||
8000 1800 8000 2000
|
||
Wire Wire Line
|
||
8000 2300 8000 2500
|
||
Wire Bus Line
|
||
9100 2100 9100 3900
|
||
$EndSCHEMATC
|