mirror of
https://github.com/portapack-mayhem/mayhem-firmware.git
synced 2024-12-15 04:28:10 +00:00
4e0de9c4ad
M0 launches baseband, so M4 clock can be set to PLL1. Provide a way to configure that per project, set to correct values for baseband project.
47 lines
1.7 KiB
C
Executable File
47 lines
1.7 KiB
C
Executable File
/*
|
|
ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio
|
|
Copyright (C) 2014 Jared Boone, ShareBrained Technology
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/*
|
|
* LPC43xx drivers configuration.
|
|
* The following settings override the default settings present in
|
|
* the various device driver implementation headers.
|
|
* Note that the settings for each driver only have effect if the whole
|
|
* driver is enabled in halconf.h.
|
|
*
|
|
* IRQ priorities:
|
|
* 7...0 Lowest...Highest.
|
|
*/
|
|
|
|
/* NOTE: Beware setting IRQ priorities < "2":
|
|
* dbg_check_enter_isr "#SV8 means that probably you have some IRQ set at a
|
|
* priority level above the kernel level (level 0 or 1 usually) so it is able
|
|
* to preempt the kernel and mess things up.
|
|
*/
|
|
|
|
/*
|
|
* DMA driver system settings.
|
|
*/
|
|
|
|
//#define LPC_ADC0_IRQ_PRIORITY 2
|
|
#define LPC_DMA_IRQ_PRIORITY 3
|
|
//#define LPC_ADC1_IRQ_PRIORITY 4
|
|
|
|
#define LPC43XX_M0APPTXEVENT_IRQ_PRIORITY 4
|
|
|
|
/* M4 is initialized by M0, which has already started PLL1 */
|
|
#define LPC43XX_M4_CLK 200000000
|
|
#define LPC43XX_M4_CLK_SRC 0x09 |