Updated Settings (markdown)

Brumi-2021 2023-12-26 09:41:59 +01:00
parent e17e67d970
commit 28a14b5e47

@ -11,7 +11,7 @@ Note 2 : In all previous r1 to r8 Hackrf platforms , as we are using Si5351C, we
![image](https://github.com/eried/portapack-mayhem/assets/86470699/5c44e075-cf84-4f8f-8ca6-a7979c1bf4aa)
Warning note : be awared that most of current market Portapacks use to have a TCXO 10Mhz clock generator, and when is mounted, it is connected in parallel to the Hackrf CLK in . So in that case , that signal is present always in the SMA CLK in connector , and you should better to not connect any other external signal generator there (unless you remove the Portapack from Hackrf) , because you may damage that Portapack TCXO clock IC).
Warning note : be awared that some of current market Portapack boards use to have an integrated TCXO 10Mhz clock generator, and when is mounted, it is connected in parallel to the Hackrf CLK in port connector. So in that case , that signal is present always in the SMA CLK in connector , and you should better to not connect any other external signal generator there (unless you remove the Portapack from Hackrf) , because you may damage that Portapack TCXO clock IC).
2. Enable/disable the Antenna Bias voltage. If enabled, ensure that all devices attached to the antenna connector can accept a DC bias voltage.