mirror of
https://github.com/portapack-mayhem/mayhem-firmware.git
synced 2025-08-14 06:47:42 +00:00
Fix clock configuration for M4.
M0 launches baseband, so M4 clock can be set to PLL1. Provide a way to configure that per project, set to correct values for baseband project.
This commit is contained in:
@@ -41,3 +41,7 @@
|
||||
//#define LPC_ADC1_IRQ_PRIORITY 4
|
||||
|
||||
#define LPC43XX_M0APPTXEVENT_IRQ_PRIORITY 4
|
||||
|
||||
/* M4 is initialized by M0, which has already started PLL1 */
|
||||
#define LPC43XX_M4_CLK 200000000
|
||||
#define LPC43XX_M4_CLK_SRC 0x09
|
Reference in New Issue
Block a user