Upstream merge to make new revision of PortaPack work (#206)

* Power: Turn off additional peripheral clock branches.

* Update schematic with new symbol table and KiCad standard symbols.
Fix up wires.

* Schematic: Update power net labels.

* Schematic: Update footprint names to match library changes.

* Schematic: Update header vendor and part numbers.

* Schematic: Specify (arbitrary) value for PDN# net.

* Schematic: Remove fourth fiducial. Not standard practice, and was taking up valuable board space.

* Schematic: Add reference oscillator -- options for clipped sine or HCMOS output.

* Schematic: Update copyright year.

* Schematic: Remove CLKOUT to CPLD. It was a half-baked idea.

* Schematic: Add (experimental) GPS circuit.
Add note about charging circuit.
Update date and revision to match PCB.

* PCB: Update from schematic change: now revision 20180819.
Diff was extensive due to net renumbering...

* PCB: Fix GPS courtyard to accommodate crazy solder paste recommendation in integration manual.
PCB: Address DRC clearance violation between via and oscillator pad.

* PCB: Update copyright on drawing.

* Update schematic and PCB date and revision.

* gitignore: Sublime Text editor project/workspace files

* Power: Power up or power down peripheral clock at appropriate times, so firmware doesn't freeze...

* Clocking: Fix incorrect shift for CGU IDIVx_CTRL.PD field.

* LPC43xx: Add CGU IDIVx struct/union type.

* Power: Switch off unused IDIV dividers. Make note of active IDIVs and their use.

* HackRF Mode: Upgrade firmware to 2018.01.1 (API 1.02)

* MAX V CPLD: Refactor class to look more like Xilinx CoolRunner II CPLD class.

* MAX V CPLD: Add BYPASS, SAMPLE support.
Rename enter_isp -> enable, exit_isp -> disable.
Use SAMPLE at start of flash process, which somehow addresses the problem where CFM wouldn't load into SRAM (and become the active bitstream) after flashing.

* MAX V CPLD: Reverse verify data checking logic to make it a little faster.

* CPLD: After reprogramming flash, immediately clamp I/O signals, load to SRAM, and "execute" the new bitstream.

* Si5351: Refactor code, make one of the registers more type-safe.
Clock Manager: Track selected reference clock source for later use in user interface.

* Clock Manager: Add note about PPM only affecting Si5351C PLLA, which always runs from the HackRF 25MHz crystal.
It is assumed an external clock does not need adjustment, though I am open to being convinced otherwise...

* PPM UI: Show "EXT" when showing PPM adjustment and reference clock is external.

* CPLD: Add pins and logic for new PortaPack hardware feature(s).

* CPLD: Bitstream to support new hardware features.

* Clock Generator: Add a couple more setter methods for ClockControl registers.

* Clock Manager: Use shared MCU CLKIN clock control configuration constant.

* Clock Manager: Reduce MCU CLKIN driver current. 2mA should be plenty.

* Clock Manager: Remove redundant clock generator output enable.

* Bootstrap: Remove unnecessary ldscript hack to locate SPIFI mode change code in RAM.

* Bootstrap: Get CPU operating at max frequency as soon as possible.
Update SPIFI speed comment.
Make some more LPC43xx types into unions with uint32_t.

* Bootstrap: Explicitly configure IDIVB for SPIFI, despite LPC43xx bootloader setting it.

* Clock Manager: Init peripherals before CPLD reconfig. Do the clock generator setup after, so we can check presence of PortaPack reference clock with the help of the latest CPLD bitstream.

* Clock Manager: Reverse sense of conditional that determines crystal or non-crystal reference source. This is for an expected upcoming change where multiple external options can be differentiated.

* Bootstrap: Consolidate clock configuration, update SPIFI rate comment.

* Clock Manager: Use IDIVA for clock source for all peripherals, instead of PLL1. Should make switching easier going forward.
Don't use IRC as clock during initial clock manager configuration. Until we switch to GP_CLKIN, we should go flat out...

* ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution.

* PortaPack IO: Expose method to set reference oscillator enable pin.

* Pin configuration: Do SPIFI pin config with other pins, in preparation for eliminating separate bootloader.

* Pin configuration: Disable input buffers on pins that are never read.

* Revert "ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution."

This reverts commit c0e2bb6cc4cc656769323bdbb8ee5a16d2d5bb03.

* Remove unused board files.

* Add LPC43xx functions.

* chibios: Replace code with per-peripheral structs defining clocks, interrupts, and reset bits.

* LPC43xx: Add MCPWM peripheral struct.

* clock generator: Use recommended PLL reset register value.

Datasheet recommends a value. AN619 is quiet on the topic, claims the low nibble is default 0b0000.

* GPIO: Tweak masking of SCU function.

I don't remember why I thought this was necessary...

* HAL: Explicitly turn on timer peripheral clocks used as systicks, during init.

* SCU: Add struct to hold pin configuration.

* PAL: Add functions to address The Glitch.

https://greatscottgadgets.com/2018/02-28-we-fixed-the-glitch/

* PAL/board: New IO initialization code

Declare initial state for SCU pin config, GPIOs. Apply initial state during PAL init. Perform VAA slow turn-on to address The Glitch.

* Merge M0 and M4 to eliminate need for bootstrap firmware

During _early_init, detect if we're running on the M4 or M0.
If M4: do M4-specific core initialization, reset peripherals, speed up SPIFI clock, start M0, go to sleep.
If M0: do all the other things.

* Pins: Miscellaneous SCU configuration tweaks.

* Little code clarity improvement.

* bootstrap: Remove, not necessary.

* Clock Manager: Large re-working to support external references.

* Fix merge conflicts

hardware/portapack_h1/lcd_sw_sd.sch

@@ -1,41 +1,21 @@
-EESchema Schematic File Version 2
-LIBS:portapack_h1-rescue
-LIBS:hackrf_expansion
-LIBS:passive
-LIBS:supply
-LIBS:trs_jack
-LIBS:battery
-LIBS:sd
-LIBS:ck
-LIBS:altera
-LIBS:regulator
-LIBS:tp
-LIBS:header
-LIBS:hole
-LIBS:sharebrained
-LIBS:fiducial
-LIBS:eastrising
-LIBS:on_semi
-LIBS:asahi_kasei
-LIBS:ti
-LIBS:diode
+EESchema Schematic File Version 4
 LIBS:portapack_h1-cache
-EELAYER 25 0
+EELAYER 26 0
 EELAYER END
 $Descr A4 11693 8268
 encoding utf-8
-Sheet 3 5
+Sheet 3 6
 Title "PortaPack H1"
-Date "2017-05-22"
-Rev "20170522"
+Date "2018-08-20"
+Rev "20180820"
 Comp "ShareBrained Technology, Inc."
-Comment1 "Copyright © 2014-2017 Jared Boone"
+Comment1 "Copyright © 2014-2018 Jared Boone"
 Comment2 "License: GNU General Public License, version 2"
 Comment3 ""
 Comment4 ""
 $EndDescr
 $Comp
-L GND #PWR019
+L power:GND #PWR019
 U 1 1 53A91608
 P 9900 5100
 F 0 "#PWR019" H 9900 5100 30  0001 C CNN
@@ -46,18 +26,18 @@ F 3 "" H 9900 5100 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L +3.3V #PWR020
+L power:+3V3 #PWR020
 U 1 1 53A91614
 P 9800 5000
 F 0 "#PWR020" H 9800 4960 30  0001 C CNN
-F 1 "+3.3V" H 9800 5110 30  0000 C CNN
+F 1 "+3V3" H 9800 5110 30  0000 C CNN
 F 2 "" H 9800 5000 60  0000 C CNN
 F 3 "" H 9800 5000 60  0000 C CNN
 	1    9800 5000
 	0    -1   -1   0   
 $EndComp
 $Comp
-L GND #PWR021
+L power:GND #PWR021
 U 1 1 53A91623
 P 9900 6000
 F 0 "#PWR021" H 9900 6000 30  0001 C CNN
@@ -102,12 +82,12 @@ LCD_DB14
 Text Label 9300 2500 0    60   ~ 0
 LCD_DB15
 $Comp
-L R R19
+L Device:R R19
 U 1 1 53A91657
 P 8000 2150
 F 0 "R19" V 8080 2150 50  0000 C CNN
 F 1 "10K" V 8000 2150 50  0001 C CNN
-F 2 "ipc_resc:IPC_RESC1005X40L25N" H 8000 2150 60  0001 C CNN
+F 2 "ipc_resc:IPC_RESC100X50X40L25N" H 8000 2150 60  0001 C CNN
 F 3 "" H 8000 2150 60  0000 C CNN
 F 4 "DNP" V 8000 2150 60  0000 C CNN "DNP"
 F 5 "Yageo" V 8000 2150 60  0001 C CNN "Mfr"
@@ -115,7 +95,7 @@ F 5 "Yageo" V 8000 2150 60  0001 C CNN "Mfr"
 	-1   0    0    -1  
 $EndComp
 $Comp
-L GND #PWR022
+L power:GND #PWR022
 U 1 1 53A9165D
 P 8000 2500
 F 0 "#PWR022" H 8000 2500 30  0001 C CNN
@@ -126,18 +106,18 @@ F 3 "" H 8000 2500 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L +1.8V #PWR023
+L power:+1V8 #PWR023
 U 1 1 53A91663
 P 9800 4800
 F 0 "#PWR023" H 9800 4940 20  0001 C CNN
-F 1 "+1.8V" H 9800 4910 30  0000 C CNN
+F 1 "+1V8" H 9800 4910 30  0000 C CNN
 F 2 "" H 9800 4800 60  0000 C CNN
 F 3 "" H 9800 4800 60  0000 C CNN
 	1    9800 4800
 	0    -1   -1   0   
 $EndComp
 $Comp
-L MICROSD_DETSW J2
+L sd:MICROSD_DETSW J2
 U 1 1 53A8C6D0
 P 3900 6300
 F 0 "J2" H 3450 6950 60  0000 C CNN
@@ -150,7 +130,7 @@ F 5 "SCHA4B0419" H 3900 6300 60  0001 C CNN "Part"
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR024
+L power:GND #PWR024
 U 1 1 53A8C6D6
 P 3100 6300
 F 0 "#PWR024" H 3100 6300 30  0001 C CNN
@@ -161,7 +141,7 @@ F 3 "" H 3100 6300 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L GND #PWR025
+L power:GND #PWR025
 U 1 1 53A8C6E2
 P 3100 6700
 F 0 "#PWR025" H 3100 6700 30  0001 C CNN
@@ -172,12 +152,12 @@ F 3 "" H 3100 6700 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L C C27
+L Device:C C27
 U 1 1 53AA73CE
 P 2800 7100
 F 0 "C27" H 2850 7200 50  0000 L CNN
 F 1 "100N" H 2850 7000 50  0000 L CNN
-F 2 "ipc_capc:IPC_CAPC1005X55L25N" H 2800 7100 60  0001 C CNN
+F 2 "ipc_capc:IPC_CAPC100X50X55L25N" H 2800 7100 60  0001 C CNN
 F 3 "" H 2800 7100 60  0000 C CNN
 F 4 "Murata" H 2800 7100 60  0001 C CNN "Mfr"
 F 5 "GRM155R61A104KA01" H 2800 7100 60  0001 C CNN "Part"
@@ -185,7 +165,7 @@ F 5 "GRM155R61A104KA01" H 2800 7100 60  0001 C CNN "Part"
 	-1   0    0    -1  
 $EndComp
 $Comp
-L GND #PWR026
+L power:GND #PWR026
 U 1 1 53A8C6EF
 P 2400 7400
 F 0 "#PWR026" H 2400 7400 30  0001 C CNN
@@ -196,7 +176,7 @@ F 3 "" H 2400 7400 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR027
+L power:GND #PWR027
 U 1 1 53A8C6F5
 P 4200 7200
 F 0 "#PWR027" H 4200 7200 30  0001 C CNN
@@ -207,7 +187,7 @@ F 3 "" H 4200 7200 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L CK_TSWB-3N-CB SW1
+L ck:CK_TSWB-3N-CB SW1
 U 1 1 53A8C6FD
 P 2500 1450
 F 0 "SW1" H 2500 2050 60  0000 C CNN
@@ -220,7 +200,7 @@ F 5 "TSWB-3N-CB222 LFS" H 2500 1450 60  0001 C CNN "Part"
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR028
+L power:GND #PWR028
 U 1 1 53A8C70A
 P 1400 2000
 F 0 "#PWR028" H 1400 2000 30  0001 C CNN
@@ -231,7 +211,7 @@ F 3 "" H 1400 2000 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR029
+L power:GND #PWR029
 U 1 1 53A8C710
 P 3600 2000
 F 0 "#PWR029" H 3600 2000 30  0001 C CNN
@@ -242,7 +222,7 @@ F 3 "" H 3600 2000 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR030
+L power:GND #PWR030
 U 1 1 53A8C716
 P 4000 7200
 F 0 "#PWR030" H 4000 7200 30  0001 C CNN
@@ -253,12 +233,12 @@ F 3 "" H 4000 7200 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L C C26
+L Device:C C26
 U 1 1 53A8C71C
 P 2400 7100
 F 0 "C26" H 2450 7200 50  0000 L CNN
 F 1 "10U" H 2450 7000 50  0000 L CNN
-F 2 "ipc_capc:IPC_CAPC2012X135L45N" H 2400 7100 60  0001 C CNN
+F 2 "ipc_capc:IPC_CAPC200X125X135L45N" H 2400 7100 60  0001 C CNN
 F 3 "" H 2400 7100 60  0000 C CNN
 F 4 "Murata" H 2400 7100 60  0001 C CNN "Mfr"
 F 5 "GRM21BR61A106KE19" H 2400 7100 60  0001 C CNN "Part"
@@ -266,7 +246,7 @@ F 5 "GRM21BR61A106KE19" H 2400 7100 60  0001 C CNN "Part"
 	-1   0    0    -1  
 $EndComp
 $Comp
-L GND #PWR031
+L power:GND #PWR031
 U 1 1 53A8C722
 P 2800 7400
 F 0 "#PWR031" H 2800 7400 30  0001 C CNN
@@ -277,11 +257,11 @@ F 3 "" H 2800 7400 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L +3.3V #PWR032
+L power:+3V3 #PWR032
 U 1 1 53A8C728
 P 2800 5700
 F 0 "#PWR032" H 2800 5660 30  0001 C CNN
-F 1 "+3.3V" H 2800 5810 30  0000 C CNN
+F 1 "+3V3" H 2800 5810 30  0000 C CNN
 F 2 "" H 2800 5700 60  0000 C CNN
 F 3 "" H 2800 5700 60  0000 C CNN
 	1    2800 5700
@@ -370,7 +350,7 @@ SD_DAT1
 Text HLabel 2200 6800 0    60   Output ~ 0
 SD_CD
 $Comp
-L ER-TFT024-3_PANEL LCD1
+L eastrising:ER-TFT024-3_PANEL LCD1
 U 1 1 58A60E03
 P 8000 4600
 F 0 "LCD1" H 8000 5650 60  0000 C CNN
@@ -383,7 +363,7 @@ F 5 "ER-TFT024-3" H 8000 4600 60  0001 C CNN "Part"
 	1    0    0    -1  
 $EndComp
 $Comp
-L ER-TFT024-3_FPC J3
+L eastrising:ER-TFT024-3_FPC J3
 U 1 1 58AE3A81
 P 10450 3350
 F 0 "J3" H 10450 5950 60  0000 C CNN
@@ -396,7 +376,7 @@ F 5 "ER-CON50HT-1" H 10450 3350 60  0001 C CNN "Part"
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR033
+L power:GND #PWR033
 U 1 1 58AE4008
 P 9900 5800
 F 0 "#PWR033" H 9900 5800 30  0001 C CNN
@@ -407,7 +387,7 @@ F 3 "" H 9900 5800 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L GND #PWR034
+L power:GND #PWR034
 U 1 1 58AE4031
 P 9900 5700
 F 0 "#PWR034" H 9900 5700 30  0001 C CNN
@@ -418,7 +398,7 @@ F 3 "" H 9900 5700 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L GND #PWR035
+L power:GND #PWR035
 U 1 1 58AE405A
 P 9900 5600
 F 0 "#PWR035" H 9900 5600 30  0001 C CNN
@@ -429,7 +409,7 @@ F 3 "" H 9900 5600 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L GND #PWR036
+L power:GND #PWR036
 U 1 1 58AE9874
 P 9800 1900
 F 0 "#PWR036" H 9800 1900 30  0001 C CNN
@@ -440,7 +420,7 @@ F 3 "" H 9800 1900 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L GND #PWR037
+L power:GND #PWR037
 U 1 1 58AE9CF2
 P 9800 1600
 F 0 "#PWR037" H 9800 1600 30  0001 C CNN
@@ -453,7 +433,7 @@ $EndComp
 Text HLabel 9600 4600 0    60   Input ~ 0
 LCD_CS#
 $Comp
-L GND #PWR038
+L power:GND #PWR038
 U 1 1 58B079A0
 P 9900 4200
 F 0 "#PWR038" H 9900 4200 30  0001 C CNN
@@ -465,7 +445,7 @@ F 3 "" H 9900 4200 60  0000 C CNN
 $EndComp
 NoConn ~ 10000 4100
 $Comp
-L CAT4004[_AB] U4
+L on_semi:CAT4004[_AB] U4
 U 1 1 58B747DD
 P 2400 3150
 F 0 "U4" H 2000 3450 60  0000 L CNN
@@ -494,7 +474,7 @@ LEDK2
 Text Label 1300 3200 0    60   ~ 0
 LEDK1
 $Comp
-L GND #PWR039
+L power:GND #PWR039
 U 1 1 58B750FD
 P 2400 3700
 F 0 "#PWR039" H 2400 3700 30  0001 C CNN
@@ -505,7 +485,7 @@ F 3 "" H 2400 3700 60  0000 C CNN
 	1    0    0    -1  
 $EndComp
 $Comp
-L GND #PWR040
+L power:GND #PWR040
 U 1 1 58B75120
 P 1700 3100
 F 0 "#PWR040" H 1700 3100 30  0001 C CNN
@@ -516,12 +496,12 @@ F 3 "" H 1700 3100 60  0000 C CNN
 	0    1    1    0   
 $EndComp
 $Comp
-L R R20
+L Device:R R20
 U 1 1 58B751E2
 P 3700 3350
 F 0 "R20" V 3780 3350 50  0000 C CNN
 F 1 "3K9" V 3700 3350 50  0001 C CNN
-F 2 "ipc_resc:IPC_RESC1005X40L25N" H 3700 3350 60  0001 C CNN
+F 2 "ipc_resc:IPC_RESC100X50X40L25N" H 3700 3350 60  0001 C CNN
 F 3 "" H 3700 3350 60  0000 C CNN
 F 4 "DNP" V 3700 3350 60  0000 C CNN "DNP"
 F 5 "Yageo" V 3700 3350 60  0001 C CNN "Mfr"
@@ -529,7 +509,7 @@ F 5 "Yageo" V 3700 3350 60  0001 C CNN "Mfr"
 	-1   0    0    -1  
 $EndComp
 $Comp
-L GND #PWR041
+L power:GND #PWR041
 U 1 1 58B75265
 P 3700 3700
 F 0 "#PWR041" H 3700 3700 30  0001 C CNN
@@ -543,12 +523,10 @@ Wire Wire Line
 	2400 3600 2400 3700
 Wire Wire Line
 	3000 3100 3700 3100
-Wire Wire Line
-	3700 3600 3700 3700
 Wire Wire Line
 	1700 3100 1800 3100
 Wire Wire Line
-	3000 3000 4100 3000
+	3000 3000 4000 3000
 Wire Wire Line
 	3500 3300 3000 3300
 Wire Wire Line
@@ -573,9 +551,9 @@ Wire Wire Line
 	9600 4600 10000 4600
 Connection ~ 9900 1600
 Wire Wire Line
-	9900 1500 9900 1700
+	9900 1500 9900 1600
 Wire Wire Line
-	9800 1600 10000 1600
+	9800 1600 9900 1600
 Connection ~ 9900 1900
 Connection ~ 9900 2300
 Wire Wire Line
@@ -592,9 +570,9 @@ Wire Wire Line
 Wire Wire Line
 	9900 2000 10000 2000
 Wire Wire Line
-	9900 1900 9900 2400
+	9900 1900 9900 2000
 Wire Wire Line
-	9800 1900 10000 1900
+	9800 1900 9900 1900
 Wire Wire Line
 	9900 1700 10000 1700
 Wire Wire Line
@@ -614,8 +592,6 @@ Wire Wire Line
 	3200 6700 3100 6700
 Wire Wire Line
 	3200 6800 2200 6800
-Wire Bus Line
-	9100 2100 9100 3900
 Wire Bus Line
 	8950 2100 9100 2100
 Wire Wire Line
@@ -645,9 +621,7 @@ Wire Wire Line
 Wire Wire Line
 	4200 7100 4200 7200
 Wire Wire Line
-	2400 7300 2400 7400
-Wire Wire Line
-	2400 6100 3200 6100
+	2400 6100 2800 6100
 Wire Wire Line
 	3200 6300 3100 6300
 Wire Wire Line
@@ -663,17 +637,9 @@ Wire Wire Line
 Wire Wire Line
 	2200 5800 3200 5800
 Wire Wire Line
-	2800 5700 2800 6900
+	2800 5700 2800 6100
 Connection ~ 2800 6100
-Wire Wire Line
-	2800 7300 2800 7400
-Wire Wire Line
-	2400 6100 2400 6900
-Wire Wire Line
-	8000 2400 8000 2500
 Connection ~ 8000 1800
-Wire Wire Line
-	8000 1800 8000 1900
 Wire Wire Line
 	9200 2500 10000 2500
 Wire Wire Line
@@ -695,7 +661,7 @@ Wire Wire Line
 Wire Wire Line
 	9600 4300 10000 4300
 Wire Wire Line
-	7900 1800 10000 1800
+	7900 1800 8000 1800
 Wire Wire Line
 	9600 4500 10000 4500
 Wire Wire Line
@@ -729,7 +695,7 @@ Wire Wire Line
 Wire Wire Line
 	9800 5000 10000 5000
 Wire Wire Line
-	9800 4800 10000 4800
+	9800 4800 9900 4800
 Wire Wire Line
 	10000 5100 9900 5100
 Wire Wire Line
@@ -737,11 +703,11 @@ Wire Wire Line
 Wire Wire Line
 	10000 1500 9900 1500
 $Comp
-L +1.8V #PWR042
+L power:+1V8 #PWR042
 U 1 1 58BA7696
 P 9900 1400
 F 0 "#PWR042" H 9900 1540 20  0001 C CNN
-F 1 "+1.8V" H 9900 1510 30  0000 C CNN
+F 1 "+1V8" H 9900 1510 30  0000 C CNN
 F 2 "" H 9900 1400 60  0000 C CNN
 F 3 "" H 9900 1400 60  0000 C CNN
 	1    9900 1400
@@ -754,12 +720,12 @@ EN/DIM: 200k PD internal, enable > 1.3V, disable < 0.4V\nRSET: not required, def
 Text HLabel 4100 3000 2    60   Input ~ 0
 LCD_VBL
 $Comp
-L C C14
+L Device:C C14
 U 1 1 58D0DFA2
 P 4000 3300
 F 0 "C14" H 4050 3400 50  0000 L CNN
 F 1 "1U" H 4050 3200 50  0000 L CNN
-F 2 "ipc_capc:IPC_CAPC1608X90L35N" H 4000 3300 60  0001 C CNN
+F 2 "ipc_capc:IPC_CAPC160X80X90L35N" H 4000 3300 60  0001 C CNN
 F 3 "" H 4000 3300 60  0000 C CNN
 F 4 "Murata" H 4000 3300 60  0001 C CNN "Mfr"
 F 5 "GRM188R61C105KA93D" H 4000 3300 60  0001 C CNN "Part"
@@ -767,7 +733,7 @@ F 5 "GRM188R61C105KA93D" H 4000 3300 60  0001 C CNN "Part"
 	-1   0    0    -1  
 $EndComp
 $Comp
-L GND #PWR043
+L power:GND #PWR043
 U 1 1 58D0E0F8
 P 4000 3600
 F 0 "#PWR043" H 4000 3600 30  0001 C CNN
@@ -777,9 +743,49 @@ F 3 "" H 4000 3600 60  0000 C CNN
 	1    4000 3600
 	1    0    0    -1  
 $EndComp
-Wire Wire Line
-	4000 3500 4000 3600
-Wire Wire Line
-	4000 3100 4000 3000
 Connection ~ 4000 3000
+Wire Wire Line
+	9900 1600 9900 1700
+Wire Wire Line
+	9900 1600 10000 1600
+Wire Wire Line
+	9900 1900 10000 1900
+Wire Wire Line
+	9900 2300 9900 2400
+Wire Wire Line
+	9900 2200 9900 2300
+Wire Wire Line
+	9900 2100 9900 2200
+Wire Wire Line
+	9900 2000 9900 2100
+Wire Wire Line
+	9900 4800 10000 4800
+Wire Wire Line
+	2800 6100 3200 6100
+Wire Wire Line
+	8000 1800 10000 1800
+Wire Wire Line
+	4000 3000 4100 3000
+Wire Wire Line
+	3700 3100 3700 3200
+Wire Wire Line
+	3700 3500 3700 3700
+Wire Wire Line
+	4000 3450 4000 3600
+Wire Wire Line
+	4000 3000 4000 3150
+Wire Wire Line
+	2400 6100 2400 6950
+Wire Wire Line
+	2400 7250 2400 7400
+Wire Wire Line
+	2800 7250 2800 7400
+Wire Wire Line
+	2800 6100 2800 6950
+Wire Wire Line
+	8000 1800 8000 2000
+Wire Wire Line
+	8000 2300 8000 2500
+Wire Bus Line
+	9100 2100 9100 3900
 $EndSCHEMATC